कम्प्युटर आधारभूत ज्ञान र हार्डवेयर – Computer Fundamentals & Hardware MCQ
कम्प्युटर आधारभूत ज्ञान र हार्डवेयर – कम्प्युटर र IT
Computer Fundamentals & Hardware · Computer & IT (Technical) · ५७४ प्रश्न
५७४ प्रश्न उपलब्ध। मोड छान्नुहोस्:
कम्प्युटर आधारभूत ज्ञान र हार्डवेयर: प्रश्न र उत्तर
सही लागेको विकल्पमा थिच्नुहोस्। सही भए हरियो, गलत भए रातो देखिन्छ; ३ सेकेन्डपछि सही उत्तर र व्याख्या देखिन्छ।
सही: ० / ०
-
In digital electronics, noise margin refers to:
सही उत्तर: ख) The amount of noise voltage that can be added to a logic level without it being read wrongly
Noise margin is the difference between the guaranteed output level of a driving gate and the input threshold of the receiving gate.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Which logic family is the fastest of the classic families because its transistors are kept out of saturation?
सही उत्तर: घ) ECL (emitter-coupled logic)
ECL uses non-saturating differential transistor switches, avoiding storage delay; this makes it very fast but power-hungry.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Which multivibrator has no stable state and is used to generate a continuous square wave, for example as a clock?
सही उत्तर: घ) Astable
An astable multivibrator keeps switching between its two quasi-stable states on its own, giving a free-running square wave.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A Schmitt trigger is used in digital circuits mainly to:
सही उत्तर: ख) Turn slow or noisy input signals into clean digital levels using hysteresis
A Schmitt trigger has two different switching thresholds (hysteresis), so noise around one threshold does not cause repeated switching.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Applying J = 0, K = 1 to a JK flip-flop and then a clock pulse makes its output Q:
सही उत्तर: ग) Become 0
J = 0, K = 1 is the reset condition of a JK flip-flop, so Q becomes 0 at the clock edge.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
After the active clock edge, the data input of a flip-flop must stay unchanged for a short minimum interval. This interval is called the:
सही उत्तर: क) Hold time
Setup time is the stable period before the edge; hold time is the stable period required after the edge.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
On a flip-flop's logic symbol, a small triangle drawn at the clock input indicates that the flip-flop is:
सही उत्तर: ख) Edge-triggered
The triangle (dynamic input indicator) shows that the device responds to a clock edge rather than to a level.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A 4-bit ripple counter uses flip-flops with a propagation delay of 10 ns each. The worst-case time for its output to settle after a clock edge is:
सही उत्तर: घ) 40 ns
In a ripple counter each flip-flop is triggered by the previous one, so delays add: 4 x 10 ns = 40 ns.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A 16-to-1 multiplexer is assembled from 4-to-1 multiplexer chips arranged in two levels. How many chips are used?
सही उत्तर: क) 5
Four 4-to-1 MUXes select within groups of four inputs and one more 4-to-1 MUX selects among their outputs: 4 + 1 = 5.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A gate that behaves as an AND gate in positive logic behaves as which gate in negative logic?
सही उत्तर: ग) OR
Changing from positive to negative logic swaps the meaning of 0 and 1, which turns AND into OR (the dual) and vice versa.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
यी अभ्यास प्रश्न हुन्, आधिकारिक प्रश्न होइनन्। पाठ्यक्रम, विज्ञापन र नतिजाका लागि सम्बन्धित निकायको आधिकारिक वेबसाइट हेर्नुहोस्। उत्तरमा गल्ती भेटे प्रश्नमुनिको "टिप्पणी / गल्ती रिपोर्ट" मा लेख्नुहोस्।
नमस्ते! पाठ्यक्रम, सामान्य ज्ञान, भाषा परीक्षा वा कुनै प्रश्नको उत्तर बुझ्न सोध्नुहोस्।
AI ले गल्ती गर्न सक्छ। महत्वपूर्ण कुरा आधिकारिक स्रोतमा जाँच्नुहोस्।