कम्प्युटर / सूचना प्रविधि कम्प्युटर अधिकृत (सातौँ तह) – प्राविधिक पत्र
कम्प्युटर / सूचना प्रविधि – कम्प्युटर अधिकृत (सातौँ तह)
Computer Officer – 7th Level · Computer & IT Posts
१,५०२ प्रश्न उपलब्ध। मोड छान्नुहोस्:
प्राविधिक पत्र: प्रश्न र उत्तर
सही लागेको विकल्पमा थिच्नुहोस्। सही भए हरियो, गलत भए रातो देखिन्छ; ५ सेकेन्डपछि सही उत्तर र व्याख्या देखिन्छ।
सही: ० / ०
-
How many data lines does a 4K x 16 memory require?
सही उत्तर: क) 16
The second number is the word size; each location holds 16 bits, so 16 data lines are required (12 address lines select 4K words).
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A memory chip organised as 1K x 8 requires how many address lines?
सही उत्तर: घ) 10
1K = 1024 = 2^10 locations, so 10 address lines are needed; the 8 refers to data width.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Which cache write policy updates main memory at the same time as every write to the cache?
सही उत्तर: ग) Write-through
Write-through writes data to cache and main memory together; write-back updates memory only when the block is replaced.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
In a direct-mapped cache, each block of main memory:
सही उत्तर: ख) can be placed in exactly one particular cache line
Direct mapping assigns each memory block to a single cache line (usually block number mod number of lines).
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
The tendency of programs to access the same or nearby memory locations repeatedly within a short time is called:
सही उत्तर: ख) locality of reference
Cache memory works because of temporal and spatial locality of reference.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A cache has access time 10 ns and main memory 100 ns, with hit ratio 0.9. Using average access time = h x Tc + (1 - h) x Tm, the average access time is:
सही उत्तर: क) 19 ns
0.9 x 10 + 0.1 x 100 = 9 + 10 = 19 ns.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
The cache hit ratio is defined as:
सही उत्तर: घ) hits / (hits + misses)
Hit ratio is the fraction of memory accesses found in the cache: hits divided by total accesses.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Which type of hardware interrupt cannot be disabled by the CPU through software?
सही उत्तर: क) Non-maskable interrupt (NMI)
An NMI is used for critical events such as hardware failure and cannot be masked (ignored) by the CPU.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
A signal from a device that causes the CPU to suspend its current work and attend to the device is called a/an:
सही उत्तर: ग) interrupt
An interrupt makes the CPU save its state and run an interrupt service routine for the device.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
-
Instruction pipelining improves CPU performance mainly by:
सही उत्तर: ग) overlapping the stages of several instructions
In a pipeline, while one instruction executes, the next is decoded and another is fetched, increasing throughput.
💬 टिप्पणी / गल्ती रिपोर्ट (०)
यी अभ्यास प्रश्न हुन्, आधिकारिक प्रश्न होइनन्। पाठ्यक्रम, विज्ञापन र नतिजाका लागि सम्बन्धित निकायको आधिकारिक वेबसाइट हेर्नुहोस्। उत्तरमा गल्ती भेटे प्रश्नमुनिको "टिप्पणी / गल्ती रिपोर्ट" मा लेख्नुहोस्।
नमस्ते! पाठ्यक्रम, सामान्य ज्ञान, भाषा परीक्षा वा कुनै प्रश्नको उत्तर बुझ्न सोध्नुहोस्।
AI ले गल्ती गर्न सक्छ। महत्वपूर्ण कुरा आधिकारिक स्रोतमा जाँच्नुहोस्।